Approximate Multiplication and Division Calculation for DSP Applications

Dina Mohamed Ellaithy

doi:doi:10.11648/j.acm.20241305.16

Research Article |

| Peer-Reviewed

Approximate Multiplication and Division Calculation for DSP Applications

Dina Mohamed Ellaithy^*

Published in Applied and Computational Mathematics (Volume 13, Issue 5)

Received: 12 August 2024 Accepted: 2 September 2024 Published: 20 September 2024

Views: Downloads:

Download PDF

Share This Article

Twitter
Linked In
Facebook

Abstract

Digital signal processing (DSP) is a promising alternative to accomplish a wide variety of signal processing operations. Multiplications and divisions have been urgently proposed to perform different DSP operations in real-time applications. However, the design and implementation of multiplication and division calculations have some limitations such as strict timing, bounded power consumption, and higher accuracy. The exact execution of these complex operations consumes great hardware resources and power consumption. Approximate computation for the main and complex arithmetic functions is a demand solution to decrease power, area, and delay. In this paper, low-power and high-accuracy approximate multiplication and division processes have been implemented using a 90 nm CMOS process, 1.0 V supply voltage standard cell library. The approximate multiplication and division algorithm depends on enhanced logarithmic converters. The logarithm-based arithmetic exhibits a good performance with decreasing the used hardware resources and runs at a higher speed. The proposed scheme achieves less hardware with minimal power consumption. The proposed approximate structure demonstrates up to a 62% saving in power with a rise in the accuracy level as compared with the prior approximate works. At the same time, the proposed multiplier and divider can carry out the multiplication and division processes in 1.8 ns, respectively.

Published in	Applied and Computational Mathematics (Volume 13, Issue 5)
DOI	10.11648/j.acm.20241305.16
Page(s)	179-186
Creative Commons	This is an Open Access article, distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution and reproduction in any medium or format, provided the original work is properly cited.
Copyright	Copyright © The Author(s), 2024. Published by Science Publishing Group

Keywords

Approximation Algorithm, ASIC, Division Process, Energy-Efficient Processing, Logarithm Arithmetic, Low Power

References

[1]	Avramović, Aleksej, Zdenka Babić, Dušan Raič, Drago Strle, and Patricio Bulić. "An approximate logarithmic squaring circuit with error compensation for DSP applications." Microelectronics Journal. 2014, 45(3), 263-271. https://doi.org/10.1016/j.mejo.2014.01.005
[2]	Ansari, Mohammad Saeed, Bruce F. Cockburn, and Jie Han. "Low-power approximate logarithmic squaring circuit design for DSP applications." IEEE Transactions on Emerging Topics in Computing. 2020, 10(1), 500-506. https://doi.org/10.1109/TETC.2020.2989699
[3]	Loukrakpam, Merin, Ch Lison Singh, and Madhuchhanda Choudhury. "Energy-efficient approximate squaring hardware for error-resilient digital systems." In 2018 IEEE Electron Devices Kolkata Conference (EDKCON). 2018, pp. 202-206. IEEE. https://doi.org/10.1109/EDKCON.2018.8770453
[4]	Reddy, K. Manikantta, Moodabettu Harishchandra Vasantha, YB Nithin Kumar, and Devesh Dwivedi. "Design of approximate booth squarer for error-tolerant computing." IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2020, 28(5), 1230-1241. https://doi.org/10.1109/TVLSI.2020.2976131
[5]	Shao, Botang, and Peng Li. "Array-based approximate arithmetic computing: A general model and applications to multiplier and squarer design." IEEE Transactions on Circuits and Systems I: Regular Papers. 2015, 62(4), 1081-1090. https://doi.org/10.1109/TCSI.2015.2388839
[6]	A.G. Strollo, De Caro, D., Napoli, E., Petra, N. and Di Meo, G., "Low-Power Approximate Multiplier with Error Recovery using a New Approximate 4-2 Compressor," In IEEE International Symposium on Circuits and Systems (ISCAS), 2020, pp. 1-4, IEEE. https://doi.org/10.1109/ISCAS45731.2020.9180767
[7]	M.S. Ansari, Mrazek, V., Cockburn, B.F., Sekanina, L., Vasicek, Z. and Han, J., "Improving the Accuracy and Hardware Efficiency of Neural Networks using Approximate Multipliers," IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2019, 28(2), pp. 317-328. https://doi.org/10.1109/TVLSI.2019.2940943
[8]	Mohammad Saeed Ansari, Bruce F. Cockburn, and Jie Han, "An Improved Logarithmic Multiplier for Energy-Efficient Neural Computing," IEEE Transactions on Computers. 2020, 70(4), pp. 614-625. https://doi.org/10.1109/TC.2020.2992113
[9]	D., Strollo Esposito, A.G.M., Napoli, E., De Caro, D. and Petra, N., "Approximate Multipliers Based on New Approximate Compressors," IEEE Transactions on Circuits and Systems I: Regular Papers. 2018, 65(12), pp. 4169-4182. https://doi.org/10.1109/TCSI.2018.2839266
[10]	Strollo, Antonio Giuseppe Maria, Ettore Napoli, Davide De Caro, Nicola Petra, Gerardo Saggese, and Gennaro Di Meo. "Approximate multipliers using static segmentation: Error analysis and improvements." IEEE Transactions on Circuits and Systems I: Regular Papers. 2022, 69(6), 2449-2462. https://doi.org/10.1109/TCSI.2022.3152921
[11]	A. G. M. Strollo, Napoli, E., De Caro, D., Petra, N. and Di Meo, G., "Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers," IEEE Transactions on Circuits and Systems I: Regular Papers. 2020, 67(9), pp. 3021-3034. https://doi.org/10.1109/TCSI.2020.2988353
[12]	S. Nambi, Kumar, U. A., Radhakrishnan, K., Venkatesan, M. and Ahmed, S. E., "DeBAM: Decoder-Based Approximate Multiplier for Low Power Applications," IEEE Embedded Systems Letters. 2020, 13(4), pp. 174-177. https://doi.org/10.1109/LES.2020.3045165
[13]	Shao, Botang, and Peng Li. "A model for array-based approximate arithmetic computing with application to multiplier and squarer design." In Proceedings of the 2014 international symposium on Low power electronics and design, 2014, pp. 9-14. https://doi.org/10.1145/2627369.2627617
[14]	D. M. Ellaithy, "Approximate Square and Square Root Calculation without Multiplication or Division for DSP Applications," Journal of Advanced Research in Applied Sciences and Engineering Technology. 2024, 48(2), pp. 121-135. https://doi.org/10.37934/araset.48.2.121135
[15]	Mitchell, John N. "Computer multiplication and division using binary logarithms." IRE Transactions on Electronic Computers 4(1962): 512-517. https://doi.org/10.1109/TEC.1962.5219391
[16]	Dina M. Ellaithy, Magdy A. El-Moursy, Ghada Hamdy, Amal Zaki, and Abdelhalim Zekry. "Efficient piecewise non-uniform approximation logarithmic and antilogarithmic converters." In 2017 Intl Conf on Advanced Control Circuits Systems (ACCS) Systems & 2017 Intl Conf on New Paradigms in Electronics & Information Technology (PEIT). 2017, pp. 149-152. IEEE. https://doi.org/10.1109/ACCS-PEIT.2017.8303034
[17]	Chao-Tsung Kuo, and Tso-Bing Juang. "Design of fast logarithmic converters with high accuracy for digital camera application." Microsystem Technologies. 2018, 24. 9-17. https://doi.org/10.1007/s00542-016-3105-y
[18]	Loukrakpam, Merin, and Madhuchhanda Choudhury. "Error-aware design procedure to implement hardware-efficient antilogarithmic converters." Circuits, Systems, and Signal Processing. 2019, 38(9), 4266-4279. https://doi.org/10.1007/s00034-019-01062-9
[19]	Dina M. Ellaithy, Magdy A. El-Moursy, Ghada Hamdy, Amal Zaki, and Abdelhalim Zekry. "Accurate piecewise uniform approximation logarithmic/antilogarithmic converters for GPU applications." In 2017 29th International Conference on Microelectronics (ICM). 2017, pp. 1-4. IEEE. https://doi.org/10.1109/ICM.2017.8268821
[20]	Lyu, Fei, Zhelong Mao, Jin Zhang, Yu Wang, and Yuanyong Luo. "PWL-based architecture for the logarithmic computation of floating-point numbers." IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2021, 29(7), 1470-1474. https://doi.org/10.1109/TVLSI.2021.3081572
[21]	Chao-Tsung Kuo, and Tso-Bing Juang. "Area-efficient and highly accurate antilogarithmic converters with multiple regions of constant compensation schemes." Microsystem Technologies. 2018, 24, 219-225. https://doi.org/10.1007/s00542-016-3238-z
[22]	Loukrakpam, Merin, and Madhuchhanda Choudhury. "Error-aware design procedure to implement hardware-efficient logarithmic circuits." IEEE Transactions on Circuits and Systems II: Express Briefs. 2020, 67(5), 851-855. https://doi.org/10.1109/TCSII.2020.2979937
[23]	Xiong, Botao, Yuanfeng Sui, Zhi Jia, Sicun Li, and Yuchun Chang. "Utilize the shift‐and‐add architecture to approximate multiple nonlinear functions." International Journal of Circuit Theory and Applications. 2021, 49(7), 2290-2297. https://doi.org/10.1002/cta.2994
[24]	Dong, Hongxi, Manzhen Wang, Yuanyong Luo, Muhan Zheng, Mengyu An, Yajun Ha, and Hongbing Pan. "PLAC: Piecewise linear approximation computation for all nonlinear unary functions." IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2020, 28(9), 2014-2027. https://doi.org/10.1109/TVLSI.2020.3004602
[25]	Ellaithy, Dina M., Magdy A. El-Moursy, Ghada H. Ibrahim, Amal Zaki, and Abdelhalim Zekry. "Double logarithmic arithmetic technique for GPU." In 2017 12th International Conference on Computer Engineering and Systems (ICCES). 2017, pp. 373-376. IEEE. https://doi.org/10.1109/ICCES.2017.8275335
[26]	Abed, Khalid H., and Raymond E. Siferd. "CMOS VLSI implementation of a low-power logarithmic converter." IEEE Transactions on Computers. 2003, 52(11), 1421-1433. https://doi.org/10.1109/TC.2003.1244940

Cite This Article

Plain Text BibTeX RIS

APA Style

Ellaithy, D. M. (2024). Approximate Multiplication and Division Calculation for DSP Applications. Applied and Computational Mathematics, 13(5), 179-186. https://doi.org/10.11648/j.acm.20241305.16

Copy | Download

ACS Style

Ellaithy, D. M. Approximate Multiplication and Division Calculation for DSP Applications. Appl. Comput. Math. 2024, 13(5), 179-186. doi: 10.11648/j.acm.20241305.16

Copy | Download

AMA Style

Ellaithy DM. Approximate Multiplication and Division Calculation for DSP Applications. Appl Comput Math. 2024;13(5):179-186. doi: 10.11648/j.acm.20241305.16

Copy | Download

@article{10.11648/j.acm.20241305.16,
  author = {Dina Mohamed Ellaithy},
  title = {Approximate Multiplication and Division Calculation for DSP Applications
},
  journal = {Applied and Computational Mathematics},
  volume = {13},
  number = {5},
  pages = {179-186},
  doi = {10.11648/j.acm.20241305.16},
  url = {https://doi.org/10.11648/j.acm.20241305.16},
  eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.acm.20241305.16},
  abstract = {Digital signal processing (DSP) is a promising alternative to accomplish a wide variety of signal processing operations. Multiplications and divisions have been urgently proposed to perform different DSP operations in real-time applications. However, the design and implementation of multiplication and division calculations have some limitations such as strict timing, bounded power consumption, and higher accuracy. The exact execution of these complex operations consumes great hardware resources and power consumption. Approximate computation for the main and complex arithmetic functions is a demand solution to decrease power, area, and delay. In this paper, low-power and high-accuracy approximate multiplication and division processes have been implemented using a 90 nm CMOS process, 1.0 V supply voltage standard cell library. The approximate multiplication and division algorithm depends on enhanced logarithmic converters. The logarithm-based arithmetic exhibits a good performance with decreasing the used hardware resources and runs at a higher speed. The proposed scheme achieves less hardware with minimal power consumption. The proposed approximate structure demonstrates up to a 62% saving in power with a rise in the accuracy level as compared with the prior approximate works. At the same time, the proposed multiplier and divider can carry out the multiplication and division processes in 1.8 ns, respectively. 
},
 year = {2024}
}

Copy | Download

TY - JOUR
T1 - Approximate Multiplication and Division Calculation for DSP Applications

AU - Dina Mohamed Ellaithy
Y1 - 2024/09/20
PY - 2024
N1 - https://doi.org/10.11648/j.acm.20241305.16
DO - 10.11648/j.acm.20241305.16
T2 - Applied and Computational Mathematics
JF - Applied and Computational Mathematics
JO - Applied and Computational Mathematics
SP - 179
EP - 186
PB - Science Publishing Group
SN - 2328-5613
UR - https://doi.org/10.11648/j.acm.20241305.16
AB - Digital signal processing (DSP) is a promising alternative to accomplish a wide variety of signal processing operations. Multiplications and divisions have been urgently proposed to perform different DSP operations in real-time applications. However, the design and implementation of multiplication and division calculations have some limitations such as strict timing, bounded power consumption, and higher accuracy. The exact execution of these complex operations consumes great hardware resources and power consumption. Approximate computation for the main and complex arithmetic functions is a demand solution to decrease power, area, and delay. In this paper, low-power and high-accuracy approximate multiplication and division processes have been implemented using a 90 nm CMOS process, 1.0 V supply voltage standard cell library. The approximate multiplication and division algorithm depends on enhanced logarithmic converters. The logarithm-based arithmetic exhibits a good performance with decreasing the used hardware resources and runs at a higher speed. The proposed scheme achieves less hardware with minimal power consumption. The proposed approximate structure demonstrates up to a 62% saving in power with a rise in the accuracy level as compared with the prior approximate works. At the same time, the proposed multiplier and divider can carry out the multiplication and division processes in 1.8 ns, respectively.

VL - 13
IS - 5
ER -

Copy | Download

Author Information

Dina Mohamed Ellaithy

Microelectronics Department, Electronics Research Institute (ERI), Cairo, Egypt

Contact Email

http://orcid.org/0000-0002-9812-1374

Download PDF

Sections

Plain Text BibTeX RIS

APA Style

Ellaithy, D. M. (2024). Approximate Multiplication and Division Calculation for DSP Applications. Applied and Computational Mathematics, 13(5), 179-186. https://doi.org/10.11648/j.acm.20241305.16

Copy | Download

ACS Style

Ellaithy, D. M. Approximate Multiplication and Division Calculation for DSP Applications. Appl. Comput. Math. 2024, 13(5), 179-186. doi: 10.11648/j.acm.20241305.16

Copy | Download

AMA Style

Ellaithy DM. Approximate Multiplication and Division Calculation for DSP Applications. Appl Comput Math. 2024;13(5):179-186. doi: 10.11648/j.acm.20241305.16

Copy | Download

@article{10.11648/j.acm.20241305.16,
  author = {Dina Mohamed Ellaithy},
  title = {Approximate Multiplication and Division Calculation for DSP Applications
},
  journal = {Applied and Computational Mathematics},
  volume = {13},
  number = {5},
  pages = {179-186},
  doi = {10.11648/j.acm.20241305.16},
  url = {https://doi.org/10.11648/j.acm.20241305.16},
  eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.acm.20241305.16},
  abstract = {Digital signal processing (DSP) is a promising alternative to accomplish a wide variety of signal processing operations. Multiplications and divisions have been urgently proposed to perform different DSP operations in real-time applications. However, the design and implementation of multiplication and division calculations have some limitations such as strict timing, bounded power consumption, and higher accuracy. The exact execution of these complex operations consumes great hardware resources and power consumption. Approximate computation for the main and complex arithmetic functions is a demand solution to decrease power, area, and delay. In this paper, low-power and high-accuracy approximate multiplication and division processes have been implemented using a 90 nm CMOS process, 1.0 V supply voltage standard cell library. The approximate multiplication and division algorithm depends on enhanced logarithmic converters. The logarithm-based arithmetic exhibits a good performance with decreasing the used hardware resources and runs at a higher speed. The proposed scheme achieves less hardware with minimal power consumption. The proposed approximate structure demonstrates up to a 62% saving in power with a rise in the accuracy level as compared with the prior approximate works. At the same time, the proposed multiplier and divider can carry out the multiplication and division processes in 1.8 ns, respectively. 
},
 year = {2024}
}

Copy | Download

TY - JOUR
T1 - Approximate Multiplication and Division Calculation for DSP Applications

VL - 13
IS - 5
ER -

Copy | Download